A 65nm VLSI implementation for the LTE turbo decoder

Authors:
Vinicius Torres dos Reis;Ilan Schnitman Souza
Affiliations:
LSITEC, Salvador, Brazil;LSITEC, Salvador, Brazil
Venue:
Proceedings of the 24th symposium on Integrated circuits and systems design
Year:
2011

Citing 2
Cited 0

Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards

ASAP '08 Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors
An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

From the need of high performance, new wireless telecommunications standards such as WIMAX and LTE are using Turbo Codes as a forward error correction (FEC) choice. This work presents all steps for the implementation of a LTE standard turbo decoder, from algorithm to architecture using a sliding window approach seeking throughput needed, getting into physical implementation at TSMC 65nm.