Ultra compact non-volatile flip-flop for low power digital circuits based on hybrid CMOS/magnetic technology

  • Authors:

  • Gregory Di Pendina;Kholdoun Torki;Guillaume Prenat;Yoann Guillemenet;Lionel Torres

  • Affiliations:

  • Circuits Multi-Projets, Grenoble, France;Circuits Multi-Projets, Grenoble, France;SPINTEC, CEA, CNRS, UJF, INPG, INAC, Grenoble Cedex, France;University of Montpellier 2, LIRMM, UMR, CNRS, Montpellier, France;University of Montpellier 2, LIRMM, UMR, CNRS, Montpellier, France

  • Venue:
  • PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

Complex systems are mainly integrated in CMOS technology, facing issues in advanced process nodes, in particular for power consumption and heat dissipation. Magnetic devices such as Magnetic Tunnel Junction (MTJ) have specific features: non-volatility, high cyclability (over 1016) and immunity to radiations. Combined with CMOS devices they offer specific and new features to designs. Indeed, the emerging hybrid CMOS/Magnetic process allows integrating magnetic devices within digital circuits, modifying the current architectures, in order to contribute to solve the CMOS process issues. We present a high performance innovative non-volatile latch integrated into a flipflop which can operate at high speed. It can be used to design non-volatile logic circuits with ultra low-power consumption and new functionalities such as instant startup. This new flip-flop is integrated as a standard cell in a full Magnetic Process Design Kit (MPDK) allowing full custom and digital design of hybrid CMOS/Magnetic circuits using standard design tools.