2D operators on topographic and non-topographic architectures—implementation, efficiency analysis, and architecture selection methodology

Authors:
Ákos Zarándy;Csaba Rekeczky
Affiliations:
Computer and Automation Research Institute, Hungarian Academy of Sciences, Budapest, Hungary;Eutecus Inc, Berkeley, CA, U.S.A.
Venue:
International Journal of Circuit Theory and Applications
Year:
2011

Citing 0
Cited 1

A hierarchical vision processing architecture oriented to 3D integration of smart camera chips

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Topographic and non-topographic image processing architectures and chips, developed within the CNN community recently, are analyzed and compared. It is achieved on a way that the 2D operators are collected to classes according to their implementation methods on the different architectures, and the main implementation parameters of the different operator classes are compared. Based on the results, an efficient architecture selection methodology is formalized. Copyright © 2010 John Wiley & Sons, Ltd.