Using the TOP500 to trace and project technology and architecture trends

Authors:
Peter M. Kogge;Timothy J. Dysart
Affiliations:
Univ. of Notre Dame, Fitzpatrick Hall, Notre Dame, IN;Univ. of Notre Dame, Fitzpatrick Hall, Notre Dame, IN
Venue:
Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis
Year:
2011

Citing 6
Cited 3

Unlocking the Performance of the BlueGene/L Supercomputer

Proceedings of the 2004 ACM/IEEE conference on Supercomputing
Overview of the IBM Blue Gene/P project

IBM Journal of Research and Development
Entering the petaflop era: the architecture and performance of Roadrunner

Proceedings of the 2008 ACM/IEEE conference on Supercomputing
The Challenges of Petascale Architectures

IEEE Design & Test
Packaging the Blue Gene/L supercomputer

IBM Journal of Research and Development
TH-1: China's first petaflop supercomputer

Frontiers of Computer Science in China

On the communication complexity of 3D FFTs and its implications for Exascale

Proceedings of the 26th ACM international conference on Supercomputing
Using unreliable virtual hardware to inject errors in extreme-scale systems

Proceedings of the 3rd Workshop on Fault-tolerance for HPC at extreme scale
Design and implementation of a scalable membership service for supercomputer resiliency-aware runtime

Euro-Par'13 Proceedings of the 19th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The TOP500 is a treasure trove of information on the leading edge of high performance computing. It was used in the 2008 DARPA Exascale technology report to isolate out the effects of architecture and technology on high performance computing, and lay the groundwork to project how current systems might mature through the coming years. Two particular classes of architectures were identified: "heavy-weight" (based on high end commodity microprocessors) and "lightweight," (primarily BlueGene variants), and projections made on performance, concurrency, memory capacity, and power. This paper updates those projections, and adds a third class of "heterogeneous" architectures (leveraging the emerging class of GPU-like chips) to the mix.