RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs

Authors:
Christopher Lavin;Marc Padilla;Jaren Lamprecht;Philip Lundrigan;Brent Nelson;Brad Hutchings
Affiliations:
-;-;-;-;-;-
Venue:
FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications
Year:
2011

Citing 0
Cited 3

An interleaved EPE-Immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation

COSADE'12 Proceedings of the Third international conference on Constructive Side-Channel Analysis and Secure Design
A novel FPGA design framework with VLSI post-routing performance analysis (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
A soft error vulnerability analysis framework for Xilinx FPGAs

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

Creating CAD tools for commercial FPGAs is a difficult task. Closed proprietary device databases and unsupported interfaces are largely to blame for the lack of CAD research found on commercial architectures versus hypothetical architectures. This paper formally introduces RapidSmith, a new set of tools and APIs that enable CAD tool creation for Xilinx FPGAs. Based on the Xilinx Design Language (XDL), RapidSmith provides a compact, yet, fast device database with hundreds of APIs that enable the creation of placers, routers and several other tools for Xilinx devices. RapidSmith alleviates several of the difficulties of using XDL and this work demonstrates the kinds of research facilitated by removing such challenges.