dCTL: a branching time temporal logic for fault-tolerant system verification

  • Authors:

  • Pablo F. Castro;Cecilia Kilmurray;Araceli Acosta;Nazareno Aguirre

  • Affiliations:

  • Departamento de Computación, FCEFQyN, Universidad Nacional de Río Cuarto, Río Cuarto, Córdoba and Consejo Nacional de Investigaciones Científicas y Técnicas, Argentin ...;Departamento de Computación, FCEFQyN, Universidad Nacional de Río Cuarto, Río Cuarto, Córdoba, Argentina;Facultad de Matemática, Astronomía y Física, Universidad Nacional de Córdoba, Córdoba and Consejo Nacional de Investigaciones Científicas y Técnicas, Argentina;Departamento de Computación, FCEFQyN, Universidad Nacional de Río Cuarto, Río Cuarto, Córdoba and Consejo Nacional de Investigaciones Científicas y Técnicas, Argentin ...

  • Venue:
  • SEFM'11 Proceedings of the 9th international conference on Software engineering and formal methods
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

With the increasing demand for highly dependable and constantly available systems, being able to reason about faults and their impact on systems is gaining considerable attention. In this paper, we are concerned with the provision of a logic especially tailored for describing fault tolerance properties, and supporting automated verification. This logic, which we refer to as dCTL, employs temporal deontic operators in order to distinguish "good" (normal) from "bad" (faulty) behaviors, using deontic permission, prohibition and obligation combined in a novel way with temporal operators. These formulas are interpreted over transition systems, in which normal executions are distinguished from faulty ones. Furthermore, we show that this logic is sufficiently expressive to describe various common properties of interest in fault tolerant systems, and show that it features some desirable characteristics that make it suitable for analysis. Indeed, even though we show that the logic is more expressive than CTL, we prove that it maintains the time complexity of the model checking problem for CTL. The logic, its expressiveness and its use to express properties of fault tolerant systems, are illustrated via some case studies.