Automatic synthesis of interface circuits from simplified IP interface protocols

Authors:
ChangRyul Yun;YoungHwan Bae;HanJin Cho;KyoungSon Jhang
Affiliations:
Dept. of Computer Engineering, ChungNam National University, Daejeon, Korea;Multimedia SoC Design, ETRI, Daejeon, Korea;Multimedia SoC Design, ETRI, Daejeon, Korea;Dept. of Computer Engineering, ChungNam National University, Daejeon, Korea
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 3
Cited 1

Bridge Over Troubled Wrappers: Automated Interface Synthesis

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Clairvoyant: a synthesis system for production-based specification

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Automatic interface synthesis based on the classification of interface protocols of IPs

Proceedings of the 2008 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Most approaches to interface synthesis take two interface FSMs including transactions or burst, derive a product FSM and generate an interface circuit from the product FSM. With these methods, it could be difficult and complicated to describe interface FSM of IP especially when IP has many transactions. Additionally, such descriptions may lead to a very large product FSM which results in large interface circuits. We propose a simplified interface FSM description scheme where transactions are represented based on transfers and several parameters. Since all transactions supported by IP may not be used in the system, the synthesis algorithm is designed to consider only those transactions which are involved in parameter matching. Through experiments we observed that our description scheme helps reduce the size of interface circuits and our synthesis method correctly generates the interface circuits.