An efficient hardware architecture for full-search variable block size motion estimation in H.264/AVC

Authors:
Seung-Man Pyen;Kyeong-Yuk Min;Jong-Wha Chong;Satoshi Goto
Affiliations:
Dept. of Electronic Engineering, Hanyang University, Seoul, Korea;Dept. of Electronic Engineering, Hanyang University, Seoul, Korea;Dept. of Electronic Engineering, Hanyang University, Seoul, Korea;Graduate School of Information, Production and Systems at Waseda University, Kitakyushu, Japan
Venue:
ISVC'06 Proceedings of the Second international conference on Advances in Visual Computing - Volume Part II
Year:
2006

Citing 5
Cited 0

A Systolic Design Methodology with Application toFull-Search Block-Matching Architectures

Journal of VLSI Signal Processing Systems
A flexible VLSI architecture for variable block size segment matching with luminance correction

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture

IEEE Transactions on Circuits and Systems for Video Technology
VLSI architecture for a flexible block matching processor

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a high speed hardware architecture for the implementation of full-search variable block size motion estimation (VBSME) suitable for high quality video compression. In the high-quality video with large frame size and search range, the memory bandwidth is mainly responsible for throughput limitations and power consumption in VBSME. The proposed architecture is designed for reducing the memory bandwidth by adopting "meander”-like scan for a high overlapped data of the search area and using on-chip memory to reuse the overlapped data. We can reuse the previous candidate block of 94% to the current one and save about 23% memory access cycles in a search range of [-16, +15]. The architecture has been prototyped in Verilog HDL, simulated by ModelSim and synthesized by Synopsys Design Compiler with Samsung 0.18um standard cell library. Under a clock frequency of 51MHz, The simulation result shows that the architecture can achieve the real-time processing of 720x576 picture size at 30fps with the search range of [-16~+15].