Short critical area computational method using mathematical morphology

Authors:
Junping Wang;Yue Hao
Affiliations:
Microelectronics Institute, Xidian University, Xi’ an, Shaanxi, China;Key Lab of Ministry of Education for Wide Band-Gap Semiconductor Materials, and Devices, Xidian University, Xi’an, Shaanxi, China
Venue:
CIS'05 Proceedings of the 2005 international conference on Computational Intelligence and Security - Volume Part II
Year:
2005

Citing 7
Cited 0

Digital image processing

Digital image processing
Calibration of Open Interconnect Yield Models

DFT '03 Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Algorithm to extract two-node bridges

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions

IBM Journal of Research and Development
Image Analysis and Mathematical Morphology

Image Analysis and Mathematical Morphology
Efficient extra material critical area algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Critical area computation for missing material defects in VLSI circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In current critical area models, it is generally assumed that the defect outlines to be circular and the conductors to be rectangle or merge of rectangles. However, real extra defects and conductors associated with optimal layout design exhibit a great variety of shapes. Based on mathematical morphology, a new critical area computational method is presented, which can be used to estimate critical area of short circuit in semiconductor manufacturing. The results of experiment on the 4*4 shift memory layout show that the new method predicts the critical areas practicably. These results suggest that proposed method could provide a new approach for the yield perdition.