Formal hardware verification methods: a survey
Formal Methods in System Design - Special issue on computer-aided verification: general methods
Formal verification in hardware design: a survey
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hi-index | 0.00 |
This paper is a case study of the verification of a seven-segment LED display decoder circuit design, in which two popular verification tools, HOL and PVS, are compared and evaluated.