Real-Time system-on-a-chip architecture for rule-based context-aware computing

Authors:
Seung Wook Lee;Jong Tae Kim;Bong Ki Sohn;Keon Myung Lee;Jee Hyung Lee;Jae Wook Jeon;Sukhan Lee
Affiliations:
School of Information and Communication Engineering, Sungkyunkwan University, Korea;School of Information and Communication Engineering, Sungkyunkwan University, Korea;School of Electrical and Computer Engineering, Chungbuk National University, Korea;School of Electrical and Computer Engineering, Chungbuk National University, Korea;School of Information and Communication Engineering, Sungkyunkwan University, Korea;School of Information and Communication Engineering, Sungkyunkwan University, Korea;School of Information and Communication Engineering, Sungkyunkwan University, Korea
Venue:
KES'05 Proceedings of the 9th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part I
Year:
2005

Citing 3
Cited 1

High-speed implementations of rule-based systems

ACM Transactions on Computer Systems (TOCS)
Computer system architecture (3rd ed.)

Computer system architecture (3rd ed.)
Attaching Context-Aware Services to Moving Locations

IEEE Internet Computing

Architecture of RETE network hardware accelerator for real-time context-aware system

KES'06 Proceedings of the 10th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

A rule-based system can be a solution for context reasoning in context-aware computing systems. In this paper we propose new flexible SoC (System-on-a-Chip) architecture for real-time rule-based system. The proposed architecture can match up values and variables of the left-hand sides of ‘if-then rules' (rule's LHS) in parallel. Compared to previous hardware rule-based system, we reduce the number of constraints on rule representations and combinations of condition terms in rule's LHS by using a modified contents addressable memory and a crossbar switch network (CSN). The modified contents addressable memory (CAM), in which the match operation of the system is processed in parallel, stores the rule-base of the system. The crossbar switch network is located between the input buffer that stores external raw input data and the working memory, and can freely configure condition operation of rule's LHS and working memory with stored data within the input buffer. The proposed SoC systems architecture has been designed and verified in a SoC development platform called SystemC.