Observations on the Effects of Fault Manifestation as a Function of Workload
IEEE Transactions on Computers - Special issue on fault-tolerant computing
The effect of system workload on error latency: an experimental study
SIGMETRICS '85 Proceedings of the 1985 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Stress-Based and Path-Based Fault Injection
IEEE Transactions on Computers
Dependability of COTS Microkernel-Based Systems
IEEE Transactions on Computers - Special issue on fault-tolerant embedded systems
Path-Based Error Coverage Prediction
Journal of Electronic Testing: Theory and Applications
GOOFI: Generic Object-Oriented Fault Injection Tool
DSN '01 Proceedings of the 2001 International Conference on Dependable Systems and Networks (formerly: FTCS)
New Techniques for Speeding-Up Fault-Injection Campaigns
Proceedings of the conference on Design, automation and test in Europe
FTCS '95 Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing
XML schema based fault set definition to improve fault injection tools interoperability
International Journal of Critical Computer-Based Systems
SAFECOMP'12 Proceedings of the 31st international conference on Computer Safety, Reliability, and Security
Hi-index | 0.00 |
This paper describes a fully automated pre-injection analysis technique aimed at reducing the cost of fault injection campaigns. The technique optimizes the fault-space by utilizing assembly-level knowledge of the target system in order to place single bit-flips in registers and memory locations only immediately before these are read by the executed instructions. This way, faults (time-location pairs) that are overwritten or have identical impact on program execution are removed. Experimental results obtained by random sampling of the optimized fault-space and the complete (non-optimized) fault-space are compared for two different workloads running on a MPC565 microcontroller. The pre-injection analysis yields an increase of one order of magnitude in the effectiveness of faults, a reduction of the fault-space of two orders of magnitude in the case of CPU-registers and four to five orders of magnitude in the case of memory locations, while preserving a similar estimation of the error detection coverage.