A method to design compact DUAL-RAIL asynchronous primitives

Authors:
Alin Razafindraibe;Michel Robert;Marc Renaudin;Philippe Maurine
Affiliations:
LIRMM, UMR CNRS/Université de Montpellier II, (C5506), Montpellier, France;LIRMM, UMR CNRS/Université de Montpellier II, (C5506), Montpellier, France;TIMA Laboratory, France;LIRMM, UMR CNRS/Université de Montpellier II, (C5506), Montpellier, France
Venue:
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2005

Citing 2
Cited 1

A Burst-Mode Oriented Back-End for the Balsa Synthesis System

Proceedings of the conference on Design, automation and test in Europe
Principles of Asynchronous Circuit Design: A Systems Perspective

Principles of Asynchronous Circuit Design: A Systems Perspective

Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper aims at introducing a method to quickly design compact dual-rail asynchronous primitives. If the proposed cells are dedicated to the design of dual-rail asynchronous circuits, it is also possible to use such primitives to design dual-rail synchronous circuits. The method detailed herein has been applied to develop the schematics of various basic primitives. The performances of the 130nm obtained cells have been simulated and compared with more traditional implementations.