Dynamic voltage scaling for power aware fast fourier transform (FFT) processor

Authors:
David Fitrio;Jugdutt Singh;Aleksandar Stojcevski
Affiliations:
Centre of Telecommunications and Microelectronics, Victoria University of Technology, Victoria, 8001, Australia;Centre of Telecommunications and Microelectronics, Victoria University of Technology, Victoria, 8001, Australia;Centre of Telecommunications and Microelectronics, Victoria University of Technology, Victoria, 8001, Australia
Venue:
ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2005

Citing 4
Cited 0

The scientist and engineer's guide to digital signal processing

The scientist and engineer's guide to digital signal processing
Reducing leakage in a high-performance deep-submicron instruction cache

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
A Two's Complement Parallel Array Multiplication Algorithm

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

In recent years, power dissipation in CMOS circuits has grown exponentially due to the fast technology scaling and the increase in complexity. Supply Voltage scaling is an effective technique to reduce dynamic power dissipation due to the non-linear relationship between dynamic power and Vdd. In other words, Vdd can be scaled freely except with limitation for below threshold voltage operation. The dynamic voltage scaling architecture mainly consists of dc-dc power regulator which is customised to produce variability on the Vdd. The implemented architecture can dynamically vary the Vdd from 300 mV to 1.2V, with initial setup time of 1.5 μsec. This paper investigates the effect of DVS on dynamic power dissipation in a Fast Fourier Transform multiplier core. Implementation of DVS on the multiplier blocks has shown 25% of average power reduction. The design was implemented using 0.12μm ST-Microelectronic 6-metal layer CMOS dual- process technology.