Layer assignment for high-performance multi-chip modules

Authors:
Kai-Yuan Chao;D. F. Wong
Affiliations:
Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, Texas;Department of Computer Sciences, University of Texas at Austin, Austin, Texas
Venue:
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Year:
1994

Citing 5
Cited 1

Physical and electrical design features of the IBM Enterprise System/9000 circuit module

IBM Journal of Research and Development
An efficient multilayer MCM router based on four-via routing

DAC '93 Proceedings of the 30th international Design Automation Conference
Quadratic Boolean programming for performance-driven system partitioning

DAC '93 Proceedings of the 30th international Design Automation Conference
Detailed layer assignment for MCM routing

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
HERO: hierarchical EMC-constrained routing

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design

Fast Approximation Algorithms on Maxcut, k-Coloring, and k-Color Ordering for VLSI Applications

IEEE Transactions on Computers

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper, we present a layer assignment method for high-performance multi-chip module environments. In contrast with treating global routing and layer assignment separately, our method assigns nets to layers while considering preferable global routing topologies simultaneously. We take transmission line effects into account to avoid noise in high-speed circuit packages. The problem is formulated as a quadratic Boolean programming problem and an algorithm is presented to solve the problem after linearization. Our method is applied to a set of benchmark circuits to demonstrate the effectiveness.