Compilation and simulation tool chain for memory aware energy optimizations

Authors:
Manish Verma;Lars Wehmeyer;Robert Pyka;Peter Marwedel;Luca Benini
Affiliations:
Department of Computer Science XII, University of Dortmund, Dortmund, Germany;Department of Computer Science XII, University of Dortmund, Dortmund, Germany;Department of Computer Science XII, University of Dortmund, Dortmund, Germany;Department of Computer Science XII, University of Dortmund, Dortmund, Germany;DEIS, University of Bologna, Bologna, Italy
Venue:
SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2006

Citing 7
Cited 1

Hitting the memory wall: implications of the obvious

ACM SIGARCH Computer Architecture News
Assigning Program and Data Objects to Scratchpad for Energy Reduction

Proceedings of the conference on Design, automation and test in Europe
Cache-Aware Scratchpad Allocation Algorithm

Proceedings of the conference on Design, automation and test in Europe - Volume 2
An integrated hardware/software approach for run-time scratchpad management

Proceedings of the 41st annual Design Automation Conference
Dynamic overlay of scratchpad memory for energy minimization

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Compiler-optimized usage of partitioned memories

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
Data partitioning for maximal scratchpad usage

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Implementation, compilation, optimization of object-oriented languages, programs and systems: report on the workshop ICOOOLPS 2007 at ECOOP 2007

ECOOP'07 Proceedings of the 2007 conference on Object-oriented technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memories are known to be the energy bottleneck of portable embedded devices. Numerous memory aware energy optimizations have been proposed. However, both the optimization and the validation are performed in an ad-hoc manner as a coherent optimizing compilation and simulation framework does not exist as yet. In this paper, we present such a framework for performing memory hierarchy aware energy optimization. Both the compiler and the simulator are configured from a single memory hierarchy description. Significant savings of up to 50% in the total energy dissipation are reported.