Assigning Program and Data Objects to Scratchpad for Energy Reduction

Authors:
S. Steinke;L. Wehmeyer;B. Lee;P. Marwedel
Affiliations:
University of Dortmund, Computer Science 12, 44221 Dortmund, Germany;University of Dortmund, Computer Science 12, 44221 Dortmund, Germany;University of Dortmund, Computer Science 12, 44221 Dortmund, Germany;University of Dortmund, Computer Science 12, 44221 Dortmund, Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 120

Reducing energy consumption by dynamic copying of instructions onto onchip memory

Proceedings of the 15th international symposium on System Synthesis
Compiler Design Issues for Embedded Processors

IEEE Design & Test
Memory Architectures for Embedded Systems-On-Chip

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
Polynomial-time algorithm for on-chip scratchpad memory partitioning

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Cache-Aware Scratchpad Allocation Algorithm

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Introduction of local memory elements in instruction set extensions

Proceedings of the 41st annual Design Automation Conference
Fast, predictable and low energy memory references through architecture-aware compilation

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Dynamic overlay of scratchpad memory for energy minimization

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Compiler-assisted demand paging for embedded systems with flash memory

Proceedings of the 4th ACM international conference on Embedded software
Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A post-compiler approach to scratchpad mapping of code

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Design for Timing Predictability

Real-Time Systems
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache

Proceedings of the international symposium on Code generation and optimization
Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
BB-GC: Basic-Block Level Garbage Collection

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Compiler-optimized usage of partitioned memories

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
Using data compression in an MPSoC architecture for improving performance

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors

IEEE Transactions on Computers
Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Dataflow analysis for energy-efficient scratch-pad memory management

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Banked scratch-pad memory management for reducing leakage energy consumption

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Hardware/software managed scratchpad memory for embedded system

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A novel instruction scratchpad memory optimization method based on concomitance metric

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Analysis of scratch-pad and data-cache performance using statistical methods

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Data partitioning for maximal scratchpad usage

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Shared Scratch-Pad Memory Space Management

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Automatic identification of application-specific functional units with architecturally visible storage

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Dynamic scratch-pad memory management for irregular array access patterns

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies

Proceedings of the 43rd annual Design Automation Conference
Dynamic allocation for scratch-pad memory using compile-time decisions

ACM Transactions on Embedded Computing Systems (TECS)
An energy-efficient virtual memory system with flash memory as the secondary storage

Proceedings of the 2006 international symposium on Low power electronics and design
Software-based instruction caching for embedded processors

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
A dynamic code placement technique for scratchpad memory using postpass optimization

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
DRDU: A data reuse analysis technique for efficient scratch-pad memory management

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Instruction buffering exploration for low energy embedded processors

Journal of Embedded Computing - Low-power Embedded Systems
Heap data allocation to scratch-pad memory in embedded systems

Journal of Embedded Computing - Cache exploitation in embedded systems
Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement

Journal of Systems Architecture: the EUROMICRO Journal
Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems

Proceedings of the International Symposium on Code Generation and Optimization
Dynamic data scratchpad memory management for a memory subsystem with an MMU

Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
A novel technique to use scratch-pad memory for stack management

Proceedings of the conference on Design, automation and test in Europe
Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications

SCOPES '07 Proceedingsof the 10th international workshop on Software & compilers for embedded systems
Incremental hierarchical memory size estimation for steering of loop transformations

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors

Proceedings of the 44th annual Design Automation Conference
Recursive function data allocation to scratch-pad memory

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Fragment cache management for dynamic binary translators in embedded systems with scratchpad

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Scratch-pad memory allocation without compiler support for java applications

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Software controlled memory layout reorganization for irregular array access patterns

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Block cache for embedded systems

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Instruction cache leakage reduction by changing register operands and using asymmetric sram cells

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Simultaneous optimization of memory configuration and code allocation for low power embedded systems

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Compiler driven data layout optimization for regular/irregular array access patterns

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
Using FORAY models to enable MPSoC memory optimizations

International Journal of Parallel Programming - Special Issue on Multiprocessor-based embedded systems
Exploration methodology of dynamic data structures in multimedia and network applications for embedded platforms

Journal of Systems Architecture: the EUROMICRO Journal
Scratchpad allocation for concurrent embedded software

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Speculative DMA for architecturally visible storage in instruction set extensions

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

ACM Transactions on Embedded Computing Systems (TECS)
Energy-aware flash memory management in virtual memory system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic code footprint optimization for the IBM Cell Broadband Engine

IWMSE '09 Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering
Exploiting Varying Resource Requirements in Wavelet-based Applications in Dynamic Execution Environments

Journal of Signal Processing Systems
Compiler-Based Performance Evaluation of an SIMD Processor with a Multi-Bank Memory Unit

Journal of Signal Processing Systems
Compiler-directed scratchpad memory management via graph coloring

ACM Transactions on Architecture and Code Optimization (TACO)
Performance balancing: software-based on-chip memory management for effective CMP executions

Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture
Instruction cache locking inside a binary rewriter

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Optimal static WCET-aware scratchpad allocation of program code

Proceedings of the 46th Annual Design Automation Conference
Adaptive scratch pad memory management for dynamic behavior of multimedia applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Using data compression for increasing memory system utilization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling and exploiting spatial locality trade-offs in wavelet-based applications under varying resource requirements

ACM Transactions on Embedded Computing Systems (TECS)
Scratchpad allocation for concurrent embedded software

ACM Transactions on Programming Languages and Systems (TOPLAS)
A hardware/software framework for instruction and data scratchpad memory allocation

ACM Transactions on Architecture and Code Optimization (TACO)
Versatile system-level memory-aware platform description approach for embedded MPSoCs

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Customized placement for high performance embedded processor caches

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
SDRM: simultaneous determination of regions and function-to-region mapping for scratchpad memories

HiPC'08 Proceedings of the 15th international conference on High performance computing
Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories

Journal of Signal Processing Systems
A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms

Proceedings of the 47th Design Automation Conference
Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems

Proceedings of the Conference on Design, Automation and Test in Europe
Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy

Proceedings of the Conference on Design, Automation and Test in Europe
A memory interface for multi-purpose multi-stream accelerators

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Fine-grain dynamic instruction placement for L0 scratch-pad memory

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Heap data management for limited local memory (LLM) multi-core processors

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Scratchpad memory allocation for data aggregates via interval coloring in superperfect graphs

ACM Transactions on Embedded Computing Systems (TECS)
Dynamic and adaptive SPM management for a multi-task environment

Journal of Systems Architecture: the EUROMICRO Journal
Compiler-guided leakage optimization for banked scratch-pad memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Overlay techniques for scratchpad memories in low power embedded processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting statistical information for implementation of instruction scratchpad memory in embedded system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Compiler-directed scratch pad memory optimization for embedded multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2002 international symposium on low-power electronics and design (ISLPED)
Static bus schedule aware scratchpad allocation in multiprocessors

Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures

Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
Full Length Article: An on-chip instruction cache design with one-bit tag for low-power embedded systems

Microprocessors & Microsystems
Software-level instruction-cache leakage reduction using value-dependence of SRAM leakage in nanometer technologies

Transactions on high-performance embedded architectures and compilers III
Exploiting time predictable two-level scratchpad memory for real-time systems

Proceedings of the 2011 ACM Symposium on Applied Computing
Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Cache-tuning-aware scratchpad allocation from binaries

Proceedings of the 24th symposium on Integrated circuits and systems design
WCET-driven cache-aware code positioning

CASES '11 Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems
Reducing memory space consumption through dataflow analysis

Computer Languages, Systems and Structures
Demand Paging Techniques for Flash Memory Using Compiler Post-Pass Optimizations

ACM Transactions on Embedded Computing Systems (TECS)
DynaPoMP: dynamic policy-driven memory protection for SPM-based embedded systems

WESS '11 Proceedings of the Workshop on Embedded Systems Security
Introduction to data mining for sustainability

Data Mining and Knowledge Discovery
Low power engineering

Embedded Systems Design
Designing low-power embedded software for mass-produced microprocessor by using a loop table in on-chip memory

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Efficient scratchpad allocation algorithms for energy constrained embedded systems

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
Compilation and simulation tool chain for memory aware energy optimizations

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Virtual ways: efficient coherence for architecturally visible storage in automatic instruction set extensions

HiPEAC'10 Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers
Automatic code overlay generation and partially redundant code fetch elimination

ACM Transactions on Architecture and Code Optimization (TACO)
Processor energy characterization for compiler-assisted software energy reduction

Journal of Electrical and Computer Engineering
Scalable memory hierarchies for embedded manycore systems

ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
An automatic code overlaying technique for multicores with explicitly-managed memory hierarchies

Proceedings of the Tenth International Symposium on Code Generation and Optimization
A decoupled local memory allocator

ACM Transactions on Architecture and Code Optimization (TACO) - Special Issue on High-Performance Embedded Architectures and Compilers
Automatic and efficient heap data management for limited local memory multicore architectures

Proceedings of the Conference on Design, Automation and Test in Europe
Run-time reconfiguration of expandable cache for embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A software-only scheme for managing heap data on limited local memory(LLM) multicore processors

ACM Transactions on Embedded Computing Systems (TECS)
Scheduling of synchronous data flow models onto scratchpad memory-based embedded processors

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10

Quantified Score

Hi-index	0.00

Visualization

Abstract

The number of embedded systems is increasing and a remarkablepercentage is designed as mobile applications.For the latter, the energy consumption is a limiting factorbecause of today's battery capacities. Besides the processor,memory accesses consume a high amount of energy.The use of additional less power hungry memorieslike caches or scratchpads is thus common.Caches incorporate the hardware control logic for movingdata in and out automatically. On the other hand, thislogic requires chip area and energy. A scratchpad memoryis much more energy efficient, but there is a need for softwarecontrol of its content.In this paper, an algorithm integrated into a compiler ispresented which analyses the application and selects programand data parts which are placed into the scratchpad.Comparisons against a cache solution show remarkable advantagesbetween 12% and 43% in energy consumption fordesigns of the same memory size.