Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems

Authors:
Lovic Gauthier;Tohru Ishihara;Hideki Takase;Hiroyuki Tomiyama;Hiroaki Takada
Affiliations:
Kyushu University, Fukuoka, Japan;Kyushu University, Fukuoka, Japan;Naogoya University, Naogoya, Japan;Ritsumeikan University, Shiga, Japan;Naogoya University, Nagoya, Japan
Venue:
CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Year:
2010

Citing 17
Cited 3

A fully associative software-managed cache design

Proceedings of the 27th annual international symposium on Computer architecture
Storage allocation for embedded processors

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
An optimal memory allocation scheme for scratch-pad-based embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
FlexCache: A Framework for Flexible Compiler Generated Data Caching

IMS '00 Revised Papers from the Second International Workshop on Intelligent Memory Systems
Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Assigning Program and Data Objects to Scratchpad for Energy Reduction

Proceedings of the conference on Design, automation and test in Europe
Compiler-optimized usage of partitioned memories

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
Data partitioning for maximal scratchpad usage

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Dynamic allocation for scratch-pad memory using compile-time decisions

ACM Transactions on Embedded Computing Systems (TECS)
Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications

SCOPES '07 Proceedingsof the 10th international workshop on Software & compilers for embedded systems
Dynamic scratchpad memory management for code in portable systems with an MMU

ACM Transactions on Embedded Computing Systems (TECS)
Scratchpad memory management in a multitasking environment

EMSOFT '08 Proceedings of the 8th ACM international conference on Embedded software
Scratchpad allocation for concurrent embedded software

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications

SASP '08 Proceedings of the 2008 Symposium on Application Specific Processors
Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems

Proceedings of the Conference on Design, Automation and Test in Europe

SPMVisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Processor energy characterization for compiler-assisted software energy reduction

Journal of Electrical and Computer Engineering
Embedded RAIDs-on-chip for bus-based chip-multiprocessors

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new technique for reducing the energy consumption of a multi-task system by sharing its scratchpad memory (SPM) space among the tasks. With this technique, tasks can interfere by using common areas of the SPM. However, this requires to update these areas during context switches, which involves considerable overheads. Hence, an integer linear programming formulation is used at compile time for finding the best assignment of memory objects to the SPM and their respective locations inside it. Experiments show that the technique achieves up to 85% energy reduction with 8Kb of SPM and surpasses other sharing approaches.