Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies

Authors:
Ilya Issenin;Erik Brockmeyer;Bart Durinck;Nikil Dutt
Affiliations:
University of California, Irvine, CA;IMEC, Leuven, Belgium;IMEC, Leuven, Belgium;University of California, Irvine, CA
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 10
Cited 18

Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Assigning Program and Data Objects to Scratchpad for Energy Reduction

Proceedings of the conference on Design, automation and test in Europe
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Dynamic overlay of scratchpad memory for energy minimization

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Compilation techniques for energy reduction in horizontally partitioned cache architectures

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Memory access pattern analysis and stream cache design for multimedia applications

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Customized on-chip memories for embedded chip multiprocessors

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Software controlled memory layout reorganization for irregular array access patterns

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories

Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
Compiler driven data layout optimization for regular/irregular array access patterns

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
Using FORAY models to enable MPSoC memory optimizations

International Journal of Parallel Programming - Special Issue on Multiprocessor-based embedded systems
Scratchpad allocation for concurrent embedded software

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
MCAMP: communication optimization on massively parallel machines with hierarchical scratch-pad memory

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
SPM management using Markov chain based data access prediction

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency

Proceedings of the 46th Annual Design Automation Conference
Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: a geometric programming framework

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Adaptive scratch pad memory management for dynamic behavior of multimedia applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Scratchpad allocation for concurrent embedded software

ACM Transactions on Programming Languages and Systems (TOPLAS)
Dynamic and adaptive SPM management for a multi-task environment

Journal of Systems Architecture: the EUROMICRO Journal
A programmable video platform and its application mapping framework using the target application's systemC models

EURASIP Journal on Embedded Systems
SPMVisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories

Proceedings of the 49th Annual Design Automation Conference
FCC-SDP: a fast close-coupled shared data pool for multi-core DSPs

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
MultiMaKe: Chip-multiprocessor driven memory-aware kernel pipelining

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The increasing use of Multiprocessor Systems-on-Chip (MPSoCs) for high performance demands of embedded applications results in high power dissipation. The memory subsystem is a large and critical contributor to both energy and performance, requiring system designers to perform exploration of low power memory organizations. In this paper we present a novel multiprocessor data reuse analysis technique that allows the system designer to explore a wide range of customized memory hierarchy organizations with different size and energy profiles. Our technique enables the system designer to explore feasible memory subsystem solutions that meet power and area constraints while maintaining the necessary performance level. Our experiments on the complex QSDPCM benchmark illustrate the exploration of a wide range of customized memory hierarchies for an MPSoC implementation.