Designing low-power embedded software for mass-produced microprocessor by using a loop table in on-chip memory

Authors:
Rodrigo Possamai Bastos;Fernanda Lima Kastensmidt;Ricardo Reis
Affiliations:
Instituto de Informática, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil;Instituto de Informática, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil;Instituto de Informática, Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil
Venue:
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2005

Citing 7
Cited 0

An ASIP design methodology for embedded systems

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
A self-optimizing embedded microprocessor using a loop table for low power

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Reducing energy consumption by dynamic copying of instructions onto onchip memory

Proceedings of the 15th international symposium on System Synthesis
Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Assigning Program and Data Objects to Scratchpad for Energy Reduction

Proceedings of the conference on Design, automation and test in Europe
Leakage Current: Moore's Law Meets Static Power

Computer

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work presents a methodology for low-power embedded software design to mass-produced microprocessors. It is based on identifying the frequently accessed loops from the application program and to build a loop table in already present on-chip memory of standard microcontroller. By using the loop table, the loops are accessed from the on-chip memory and not any longer from a power expensive memory bus. Results based on benchmarks show a considerable reduction in power, without penalties in area or performance.