Low-Power Architecture for Epileptic Seizure Detection Based on Reduced Complexity DWT

Authors:
Mrigank Sharad;Sumeet K. Gupta;Shriram Raghunathan;Pedro P. Irazoqui;Kaushik Roy
Affiliations:
Purdue University;Purdue University;Purdue University;Purdue University;Purdue University
Venue:
ACM Journal on Emerging Technologies in Computing Systems (JETC) - Special Issue on Implantable Electronics
Year:
2012

Citing 4
Cited 0

Ultra-low power digital subthreshold logic circuits

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
VLSI design of 1-D DWT architecture with parallel filters

Integration, the VLSI Journal
Digital Signal Processing

Digital Signal Processing
Low-power DWT-based quasi-averaging algorithm and architecture for epileptic seizure detection

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this article, we present a low-power, user-programmable architecture for discrete wavelet transform (DWT) based epileptic seizure detection algorithm. A simplified, low-pass filter (LPF)-only-DWT technique is employed in which energy contents of different frequency bands are obtained by subtracting quasi-averaged, consecutive LPF outputs. Training phase is used to identify the range of critical DWT coefficients that are in turn used to set patient-specific system level parameters for minimizing power consumption. The proposed optimizations allow the design to work at significantly lower power in the normal operation mode. The system has been tested on neural data obtained from kainate-treated rats. The design was implemented in TSMC-65nm technology and consumes less than 550-nW power at 250-mV supply.