Modeling and validating the train fare calculation and adjustment system using VDM++

Authors:
Nguyen Van Tang;Daisuke Souma;Goro Hatayama;Hitoshi Ohsaki
Affiliations:
Research Team for Verification and Specification, National Institute of Advanced Industrial Science and Technology, Japan;Research Team for Verification and Specification, National Institute of Advanced Industrial Science and Technology, Japan;Core Technology Development Department, Omron Social Solutions Co., Ltd, Japan;Research Team for Verification and Specification, National Institute of Advanced Industrial Science and Technology, Japan
Venue:
VSTTE'12 Proceedings of the 4th international conference on Verified Software: theories, tools, experiments
Year:
2012

Citing 6
Cited 0

Validating Voice Communication Requirements Using Lightweight Formal Methods

IEEE Software
Formal and Informal Specifications of a Secure System Component: first results in a comparative study

FME '94 Proceedings of the Second International Symposium of Formal Methods Europe on Industrial Benefit of Formal Methods
Validated Designs For Object-oriented Systems

Validated Designs For Object-oriented Systems
Formal methods: Practice and experience

ACM Computing Surveys (CSUR)
Industrial Practice in Formal Methods: A Review

FM '09 Proceedings of the 2nd World Congress on Formal Methods
Formalization and validation of a subset of the European Train Control System

Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering - Volume 2

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Train Fare Calculation and Adjustment System (TFCAS), developed by the OMRON Corporation, is a large-scale and complex system that helps passengers buy tickets and adjust their train fare on the railways across Japan. In this paper we present the results and experiences gained in a collaborative research project between AIST and OMRON, in which VDM++ has been applied to formalize TFCAS's specifications and validate its consistency as well as reliability properties. An executable VDM++ model can be used to raise the level of the quality of the informal system specification, the efficiency of existing system test-suites, and the quality of real implementation. The application of VDM++ enables us to detect 32 erroneous issues in the original informal specification document. Moreover, we also show how the development process can be improved in a front-loading manner using the formal method VDM++.