MORSE: Multi-objective reconfigurable self-optimizing memory scheduler

Authors:
Janani Mukundan;Jose F. Martinez
Affiliations:
Computer Systems Laboratory, Cornell University, Ithaca, NY, 14850 USA;Computer Systems Laboratory, Cornell University, Ithaca, NY, 14850 USA
Venue:
HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture
Year:
2012

Citing 0
Cited 5

PARDIS: a programmable memory controller for the DDRx interfacing standards

Proceedings of the 39th Annual International Symposium on Computer Architecture
A survey of architectural techniques for DRAM power management

International Journal of High Performance Systems Architecture
CMP off-chip bandwidth scheduling guided by instruction criticality

Proceedings of the 27th international ACM conference on International conference on supercomputing
Improving memory scheduling via processor-side load criticality information

Proceedings of the 40th Annual International Symposium on Computer Architecture
A programmable memory controller for the DDRx interfacing standards

ACM Transactions on Computer Systems (TOCS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a systematic and general approach to designing self-optimizing memory schedulers that can target arbitrary figures of merit (e.g., performance, throughput, energy, fairness). Using our framework, we instantiate three memory schedulers that target three important metrics: performance and energy efficiency of parallel workloads, as well as throughput/fairness of multiprogrammed workloads. Our experiments show that the resulting hardware significantly outperforms the state of the art in all cases.