On highly modular systolic structures for separable-in-denominator2-D digital filters

Authors:
A. Zilouchian;Z. Huang
Affiliations:
Dept. of Electr. Eng., Florida Atlantic Univ., Boca Raton, FL;-
Venue:
IEEE Transactions on Signal Processing
Year:
1994

Citing 0
Cited 2

A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Modular structure realizations of 2-D separable-in-denominator recursive digital filters

Signal Processing

Quantified Score

Hi-index	35.68

Visualization

Abstract

It is shown that the proposed structure in Raghuramireddy and Unbehaven (1991) for a separable-in-denominator recursive 2-D digital filter with complex poles (structure II) is not valid. The modified and correct version of the proposed structure is given. In Chakrabarti (1993) a similar error correction and ratification of the realization has been independently reported. A general systolic realization is also presented with emphasis on parallelism, modularity, and amenability to VLSI design and implementation