A CORDIC-based unified systolic architecture for sliding windowapplications of discrete transforms

Authors:
D.C. Kar;V.V. Bapeswara Rao
Affiliations:
North Dakota State Univ., Fargo, ND;-
Venue:
IEEE Transactions on Signal Processing
Year:
1996

Citing 0
Cited 3

Parallel, Pipelined and Folded Architectures for Computation of 1-D and 2-D DCT in Image and Video Codec

Journal of VLSI Signal Processing Systems - Parallel VLSI architectures for image and video processing
50 years of CORDIC: algorithms, architectures, and applications

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Enhanced scaling-free CORDIC

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	35.68

Visualization

Abstract

A CORDIC-based, unified systolic architecture for sliding window applications of the discrete Fourier transform (DFT), the discrete Hartley transform (DHT), the discrete cosine transform (DCT), and the discrete sine transform (DST) is proposed. Compared to earlier works, the proposed scheme offers significant reduction in hardware, particularly for DHT. For an N-point DHT, it requires only [N/2]+1 processing elements, each consisting of one CORDIC processor and two adders