Breaking the power delivery wall using voltage stacking

Authors:
Kaushik Mazumdar;Mircea Stan
Affiliations:
Dept of ECE, University of Virginia, Charlottesville, VA, USA;Dept of ECE, University of Virginia, Charlottesville, VA, USA
Venue:
Proceedings of the great lakes symposium on VLSI
Year:
2012

Citing 4
Cited 1

Multi-story power delivery for supply noise reduction and low voltage operation

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
A multi-story power delivery technique for 3D integrated circuits

Proceedings of the 13th international symposium on Low power electronics and design
An energy-efficient subthreshold level converter in 130-nm CMOS

IEEE Transactions on Circuits and Systems II: Express Briefs
Experimental demonstration of standby power reduction using voltage stacking in an 8Kb embedded FDSOI SRAM

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI

Learning the optimal operating point for many-core systems with extended range voltage/frequency scaling

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose the use of voltage stacking for addressing some of the power delivery issues for many-core processors. To demonstrate the effectiveness of our method we first design a proxy for a many-core stacked processor in the form of a regular structure using multiple ring oscillators where we can control the voltage, frequency and switching activity for individual rings. For intermediate voltage rail regulation, we propose a push pull-based switched capacitor regulator designed specifically for balancing the stacked loads. Detailed Spice simulation results for the prototype model show a 4× reduction in supply current when using 4 layers of voltage stacking. We further validate our method by designing a voltage-stacked structure using two PIC cores.