On design and implementation of a decimation filter for multistandard wireless transceivers

Authors:
A. Ghazel;L. Naviner;K. Grati
Affiliations:
UTIC, Ecole Superieure des Commun. de Tunis;-;-
Venue:
IEEE Transactions on Wireless Communications
Year:
2002

Citing 0
Cited 3

A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable embedded systems: Synthesis, design and application
Design and implementation of a reconfigurable decimation and channel selection filter for GSM and UMTS radio standards

WCNC'09 Proceedings of the 2009 IEEE conference on Wireless Communications & Networking Conference
Power consumption models for decimation FIR filters in multistandard receivers

VLSI Design - Special issue on Flexible Radio Design: Trends and Challenges in Digital Baseband Implementation

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this work, we deal with the design and implementation of a decimation filter to be used in wideband radio-frequency receiver. The paper outlines architecture considerations for multistandard wireless transceivers. Also, it describes the design steps and the tradeoffs concerning the hardware implementation. GSM and DECT standards specifications are met by the proposed filtering cascade structure. The filter processes six-bit data stream input from a fourth-order sigma-delta modulator and has been prototyped in a field-programmable gate array device.