Data flow partitioning for clock period and latency minimization

Authors:
Lung-Tien Liu;Minshine Shih;Chung-Kuan Cheng
Affiliations:
Computer Science and Engineering, University of California, San Diego, La Jolla, CA;Department of EECS, University of California, Berkeley, Berkeley, California;Computer Science and Engineering, University of California, San Diego, La Jolla, CA
Venue:
DAC '94 Proceedings of the 31st annual Design Automation Conference
Year:
1994

Performance-driven system partitioning on multi-chip modules

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Static Rate-Optimal Scheduling of Iterative Data-Flow Programs Via Optimum Unfolding

IEEE Transactions on Computers
Quadratic Boolean programming for performance-driven system partitioning

DAC '93 Proceedings of the 30th international Design Automation Conference
Performance-driven partitioning using retiming and replication

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference

Very Large Scale Spatial Computing

UMC '02 Proceedings of the Third International Conference on Unconventional Models of Computation

Hi-index	0.00