Executing synchronous dataflow graphs on a SPM-based multicore architecture

Authors:
Junchul Choi;Hyunok Oh;Sungchan Kim;Soonhoi Ha
Affiliations:
Seoul National University, Seoul, Korea;Hanyang University, Seoul, Korea;Chonbuk National University, Jeonbuk, Korea;Seoul National University, Seoul, Korea
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 7
Cited 1

Static scheduling of synchronous data flow programs for digital signal processing

IEEE Transactions on Computers
StreamIt: A Language for Streaming Applications

CC '02 Proceedings of the 11th International Conference on Compiler Construction
GPU architecture overview

ACM SIGGRAPH 2007 courses
Look into details: the benefits of fine-grain streaming buffer analysis

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming

Proceedings of the 48th Design Automation Conference
Hybrid Code-Data Prefetch-Aware Multiprocessor Task Graph Scheduling

DSD '11 Proceedings of the 2011 14th Euromicro Conference on Digital System Design
Scheduling of synchronous data flow models on scratchpad memory based embedded processors

Proceedings of the International Conference on Computer-Aided Design

Mapping on multi/many-core systems: survey of current and emerging trends

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we are concerned about executing synchronous dataflow (SDF) applications on a multicore architecture where a core has a limited size of scratchpad memory (SPM). Unlike traditional multi-processor scheduling of SDF graphs, we consider the SPM size limitation that incurs code and data overlay overhead. Since the scheduling problem is intractable, we propose an EA(evolutionary algorithm)-based technique. To hide memory latency, prefetching is aggressively performed in the proposed technique. The experimental results show that our approach reduces the overlay overhead significantly compared to a non-optimized approach and the previous approach.