ISHPC '00 Proceedings of the Third International Symposium on High Performance Computing
Early Experience with Aerospace CFD at JAXA on the Fujitsu PRIMEPOWER HPC2500
Proceedings of the 2004 ACM/IEEE conference on Supercomputing
Towards an RCC-based accelerator for computational fluid dynamics applications
The Journal of Supercomputing
Systolic Architecture for Computational Fluid Dynamics on FPGAs
FCCM '07 Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A Secure Content Delivery System Based on a Partially Reconfigurable FPGA
IEICE - Transactions on Information and Systems
Dynamic Partial Reconfiguration in Space Applications
AHS '09 Proceedings of the 2009 NASA/ESA Conference on Adaptive Hardware and Systems
Implementation and evaluation of an arithmetic pipeline on FLOPS-2D: multi-FPGA system
ACM SIGARCH Computer Architecture News
Hi-index | 0.00 |
Computational Fluid Dynamics (CFD) is used as a common design tool in aerospace industry. UPACS, a package for CFD is convenient for users, since a customized simulator can be built just by selecting required functions. The problem is its computation speed which is hard to be enhanced by using clusters due to its complex memory access patterns. As an economical solution, accelerators using FPGAs are hopeful candidates. However, the total scale of UPACS is too large to be implemented on small numbers of FPGAs. For cost efficient implementation, partial reconfiguration which can dynamically reconfigure only required functions is proposed in this paper. Here, MUSCL algorithm used frequently in UPACS is selected as a target. Partial reconfiguration is applied to the flux limiter functions (FLF) in MUSCL. Four FLFs are implemented for Turbulence MUSCL (TMUSCL) and eight FLFs are for Convection MUSCL (CMUSCL). All FLFs are developed independently and separated from the top MUSCL module. At start-up, only required FLFs are selected and deployed to the system without interfering the other modules. This implementation has successfully reduced the resource utilization by 44% to 63%. Total power consumption also reduced by 33%. Configuration speed is improved by 34-times faster as compared to fully reconfiguration method. All implemented functions achieved at least 17 times speed-up compared with the software implementation.