An MPEG decoder with embedded compression for memory reduction

Authors:
P. H.N. De With;P. H. Frencken;M. Schaar-Mitrea
Affiliations:
Dept. Circuity & Simulation, Mannheim Univ.;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
1998

Citing 0
Cited 4

DCT-Domain Embedded Memory Compression for Hybrid Video Coders

Journal of VLSI Signal Processing Systems - Special issue on recent advances in the design and implementation of signal processing systems
Low-Complexity Scalable Image Compression

DCC '00 Proceedings of the Conference on Data Compression
An embedded compression algorithm integrated with Motion JPEG2000 system for reduction of off-chip video memory bandwidth

International Journal of Intelligent Systems Technologies and Applications
Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine

Multimedia Tools and Applications

Quantified Score

Hi-index	0.43

Visualization

Abstract

We present an MPEG decoder with reduced system costs by employing embedded compression of the reference frames which are used for motion compensated (MC) decoding. The embedded compression scheme used is based on either block predictive coding or DCT transform coding, depending on the required memory compression. The compression features simple recovery of (MC) block data, while preventing visible artifacts. The compression was optimized for low costs, enabling real application in a commercial MPEG IC. It was found that the same techniques can be applied in the encoder as well