A video display processing platform for future TV concepts

Authors:
P. H.N. de With;E. G.T. Jaspers;J. L. van Meerbergen;A. H. Timmer;T. J. Strik
Affiliations:
Fac. Comput. Eng., Mannheim Univ., Germany;-;-;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
1999

Citing 0
Cited 2

System-Level Analysis for MPEG-4 Decoding on a Multi-Processor Architecture

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.43

Visualization

Abstract

This paper presents a generic multiprocessor architecture for video processing, featuring an array of programmable application-specific coprocessors and a programmable switch-bar communication network. Key advantages of the platform are that the order of functions can be changed and that video tasks can be programmed at system and functional levels using tasks of any length, by applying dynamic data-flow. This modular concept is cost-effective and suitable for a large range of applications and features in the video domain. The system can be well applied in combination with microcontrollers or media processors and it is used for implementing an experimental TV platform.