Scalar coprocessors for accelerating the G723.1 and G729A speech coders

Authors:
V. A. Chouliaras;J. Nunez
Affiliations:
Dept. of Electron. & Electr. Eng., Univ. of Loughborough, UK;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
2003

Citing 0
Cited 3

An FPGA-based VLIW processor with custom hardware execution

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Rapid VLIW processor customization for signal processing applications using combinational hardware functions

EURASIP Journal on Applied Signal Processing
Architecture, performance modeling and VLSI implementation methodologies for ASIC vector processors: A case study in telephony workloads

Microprocessors & Microsystems

Quantified Score

Hi-index	0.43

Visualization

Abstract

We investigate two scalar coprocessors for accelerating the ITU-T G723.1 and G729A speech coders. Architecture space exploration indicates up to 72% reduction in the total number of instructions executed through the introduction of custom instructions and small changes to the C reference code. The accelerators are designed to be attached to a configurable embedded RISC CPU where they make use of the host register file and load/store infrastructure.