Dynamic binary rewriting and migration for shared-ISA asymmetric, multicore processors: summary

Authors:
Giorgis Georgakoudis;Spyros Lalis;Dimitrios S. Nikolopoulos
Affiliations:
University of Thessaly, Volos, Greece;University of Thessaly, Volos, Greece;Queen's University of Belfast, Belfast, United Kingdom
Venue:
Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing
Year:
2012

Citing 8
Cited 0

Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance

Proceedings of the 31st annual international symposium on Computer architecture
Mitigating Amdahl's Law through EPI Throttling

Proceedings of the 32nd annual international symposium on Computer Architecture
Computer Architecture: Challenges and Opportunities for the Next Decade

IEEE Micro
Heterogeneous Chip Multiprocessors

Computer
Practical analysis of stripped binary code

ACM SIGARCH Computer Architecture News - Special issue on the 2005 workshop on binary instrumentation and application
Rodinia: A benchmark suite for heterogeneous computing

IISWC '09 Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)
Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems

Journal of Parallel and Distributed Computing
Bridging functional heterogeneity in multicore architectures

ACM SIGOPS Operating Systems Review

Quantified Score

Hi-index	0.00

Visualization

Abstract