Hardware/software tradeoffs for IP-over-ATM frame reassembly in an integrated architecture

Authors:
P.M Ewert;N Manjikian
Affiliations:
Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6;Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6
Venue:
Computer Communications
Year:
2001

Citing 7
Cited 0

A two-step computation of cyclic redundancy code CRC-32 for ATM networks

IBM Journal of Research and Development
A parallel embedded-processor architecture for ATM reassembly

IEEE/ACM Transactions on Networking (TON)
A performance comparison of contemporary DRAM architectures

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
The 100-million transistor IC

IEEE Spectrum
A Case for Intelligent RAM

IEEE Micro
M32R/D-Integrating DRAM and Microprocessor

IEEE Micro
Architectural Considerations for CPU and Network Interface Integration

IEEE Micro

Quantified Score

Hi-index	0.24

Visualization

Abstract

This paper investigates hardware/software implementation tradeoffs in the reassembly of cells for IP-over-ATM on an integrated architecture combining processing, memory, and embedded direct-memory-access (DMA) engines for the sources and sinks of communication traffic. Two approaches are considered. In the first approach, CRC computation is performed in software. In the second approach, CRC computation is offloaded to a specialized module embedded in one of the DMA engines. The two alternatives are evaluated through simulated execution of representative control software with detailed modeling of cache/memory effects and bus contention. The results indicate that the software CRC approach can support OC-3 rates with a 333MHz processor, and the hardware CRC approach can support OC-3 rates with a 71MHz processor and OC-12 rates with a 333MHz processor.