Machine learning on-a-chip: A high-performance low-power reusable neuron architecture for artificial neural networks in ECG classifications

Authors:
Yuwen Sun;Allen C. Cheng
Affiliations:
Network and Embedded System Laboratory (NESL), University of California, Los Angeles (UCLA), Bolter Hall 1762A, Los Angeles, CA 90024, United States;Nokia Research Center, Nokia Inc, 2054 University Avenue, Suite 600, Berkeley, CA 94704, United States
Venue:
Computers in Biology and Medicine
Year:
2012

Citing 7
Cited 0

An introduction to neural computing

An introduction to neural computing
Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation

ISSS '00 Proceedings of the 13th international symposium on System synthesis
Neural Networks: A Comprehensive Foundation

Neural Networks: A Comprehensive Foundation
An Introduction to Neural Networks

An Introduction to Neural Networks
A wearable smartphone-based platform for real-time cardiovascular disease detection via electrocardiogram processing

IEEE Transactions on Information Technology in Biomedicine - Special section on new and emerging technologies in bioinformatics and bioengineering
Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization

IEEE Transactions on Neural Networks
Learning in multilayered networks used as autoassociators

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Artificial neural networks (ANNs) are a promising machine learning technique in classifying non-linear electrocardiogram (ECG) signals and recognizing abnormal patterns suggesting risks of cardiovascular diseases (CVDs). In this paper, we propose a new reusable neuron architecture (RNA) enabling a performance-efficient and cost-effective silicon implementation for ANN. The RNA architecture consists of a single layer of physical RNA neurons, each of which is designed to use minimal hardware resource (e.g., a single 2-input multiplier-accumulator is used to compute the dot product of two vectors). By carefully applying the principal of time sharing, RNA can multiplexs this single layer of physical neurons to efficiently execute both feed-forward and back-propagation computations of an ANN while conserving the area and reducing the power dissipation of the silicon. A three-layer 51-30-12 ANN is implemented in RNA to perform the ECG classification for CVD detection. This RNA hardware also allows on-chip automatic training update. A quantitative design space exploration in area, power dissipation, and execution speed between RNA and three other implementations representative of different reusable hardware strategies is presented and discussed. Compared with an equivalent software implementation in C executed on an embedded microprocessor, the RNA ASIC achieves three orders of magnitude improvements in both the execution speed and the energy efficiency.