Top-down cellular pyramids

Authors:
Angela Y Wu;Azriel Rosenfeld
Affiliations:
Computer Vision Laboratory, Computer Science Center, University of Maryland, College Park, MD 20742, USA;Computer Vision Laboratory, Computer Science Center, University of Maryland, College Park, MD 20742, USA
Venue:
Pattern Recognition Letters
Year:
1983

Citing 7
Cited 1

Fundamentals of interactive computer graphics

Fundamentals of interactive computer graphics
A Survey of Parallel Machine Organization and Programming

ACM Computing Surveys (CSUR)
A VLSI architecture for updating raster-scan displays

SIGGRAPH '81 Proceedings of the 8th annual conference on Computer graphics and interactive techniques
A Systematically Designed Binary Array Processor

IEEE Transactions on Computers
Layered "Recognition Cone" Networks That Preprocess, Classify, and Describe

IEEE Transactions on Computers
Design of a Massively Parallel Processor

IEEE Transactions on Computers
Special Feature A VLSI Geometry Processor For Graphics

Computer

Functionally reconfigurable general purpose parallel machines and some image processing and pattern recognition applications

Pattern Recognition Letters

Quantified Score

Hi-index	0.10

Visualization

Abstract

A cellular pyramid is an exponentially tapering stack of arrays of processors ('cells'), where each cell is connected to its neighbors ('siblings') on its own level, to a 'parent' on th level below. It is shown that in some situations, if information flows top-down only, from fathers to sons, then a cellular pyramid may be no faster than a one-level cellular array; but it may be possible to use simpler cells in the pyramid case.