A Low Cost Architecture for Variable Block Size Motion Estimation

Authors:
Joaquín Olivares
Affiliations:
Department of Computer Architecture, Electronics and Electronic Technology, University of Córdoba, Córdoba, Spain 14071
Venue:
Journal of Signal Processing Systems
Year:
2012

Citing 11
Cited 0

On-line computing: a survey and some new results

Proceedings of the international workshop on Algorithms and parallel VLSI architectures II
Image and Video Compression Standards: Algorithms and Architectures

Image and Video Compression Standards: Algorithms and Architectures
Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Standard Codecs: Image Compression to Advanced Video Coding

Standard Codecs: Image Compression to Advanced Video Coding
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors

Journal of Signal Processing Systems
Fast full search motion estimation algorithm using early detection of impossible candidate vectors

IEEE Transactions on Signal Processing
Heterogeneous video transcoding to lower spatio-temporalresolutions and different encoding formats

IEEE Transactions on Multimedia
A high-performance reconfigurable VLSI architecture for vbsme in H.264

IEEE Transactions on Consumer Electronics
An efficient search strategy for block motion estimation using image features

IEEE Transactions on Image Processing
VLSI architectures for block matching algorithms using systolic arrays

IEEE Transactions on Circuits and Systems for Video Technology
Global elimination algorithm and architecture design for fast block matching motion estimation

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Variable block size motion estimation is adopted in MPEG-4 AVC/H.264. This paper presents a new VLSI and FPGA architecture using full search block matching algorithm and online arithmetic. Several ways for data refreshing are described. There is not any increment in the number of clock cycles to process all sub-block formats. Only 54K gates are used, allowing to implement this architecture in devices with low hardware requirements. Moreover, low power consumption is obtained. A qualitative analysis of other designs is reported. Early termination of SAD calculation is analysed. Real-time video processing can be achieved for HDTV using early termination or increasing the parallelism.