Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results
Journal of VLSI Signal Processing Systems
Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management
Microprocessors & Microsystems
A VLSI architecture for image registration in real time
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis and design of a context adaptable SAD/MSE architecture
International Journal of Reconfigurable Computing
ICIAR'05 Proceedings of the Second international conference on Image Analysis and Recognition
Low power distance measurement unit for real-time hardware motion estimators
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
| Hi-index | 0.00 |
Efficient VLSI architectures for motion estimation using the full-search block-matching algorithm are proposed in this paper. These structures are based on an improved and more efficient two-dimensional single-array architecture with minimum latency, maximum throughput, and full utilization of the hardware resources. This optimized architecture is extended to a class of fully parameterizable multiple array architectures that combine both pipelining and parallel processing techniques and provide the ability to configure the processors according to the setup parameters, the processing time and the circuit area specified limits. The development of a single-array processor in a single-chip based on a 0.25-μm CMOS technology process proves the practical interest of the proposed architecture for implementing real-time motion estimators.