Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

Authors:
Chao-Tsung Huang;Po-Chih Tseng;Liang-Gee Chen
Affiliations:
Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan;-;-
Venue:
IEEE Transactions on Circuits and Systems for Video Technology
Year:
2005

Citing 0
Cited 5

Low memory implementation of generic hierarchical transforms for parent-children tree (PCT) production and its application in image compression

Image Communication
Modeling and exploiting spatial locality trade-offs in wavelet-based applications under varying resource requirements

ACM Transactions on Embedded Computing Systems (TECS)
Area-efficient line-based two-dimensional discrete wavelet transform architecture without data buffer

ICME'09 Proceedings of the 2009 IEEE international conference on Multimedia and Expo
An Efficient Pipeline Architecture and Memory Bit-Width Analysis for Discrete Wavelet Transform of the 9/7 Filter for JPEG 2000

Journal of Signal Processing Systems
Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, three generic RAM-based architectures are proposed to efficiently construct the corresponding two-dimensional architectures by use of the line-based method for any given hardware architecture of one-dimensional (1-D) wavelet filters, including conventional convolution-based and lifting-based architectures. An exhaustive analysis of two-dimensional architectures for discrete wavelet transform in the system view is also given. The first proposed architecture is for 1-level decomposition, which is presented by introducing the categories of internal line buffers, the strategy of optimizing the line buffer size, and the method of integrating any 1-D wavelet filter. The other two proposed architectures are for multi-level decomposition. One applies the recursive pyramid algorithm directly to the proposed 1-level architecture, and the other one combines the two previously proposed architectures to increase the hardware utilization. According to the comparison results, the proposed architecture outperforms previous architectures in the aspects of line buffer size, hardware cost, hardware utilization, and flexibility.