Area-efficient line-based two-dimensional discrete wavelet transform architecture without data buffer

Authors:
Peng Cao;Chao Wang;Jun Yang;Longxing Shi
Affiliations:
National ASIC System Engineering Technology Research Center, Southeast University, China;National ASIC System Engineering Technology Research Center, Southeast University, China;National ASIC System Engineering Technology Research Center, Southeast University, China;National ASIC System Engineering Technology Research Center, Southeast University, China
Venue:
ICME'09 Proceedings of the 2009 IEEE international conference on Multimedia and Expo
Year:
2009

Citing 4
Cited 0

Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform

IEEE Transactions on Consumer Electronics
Line-based, reduced memory, wavelet image compression

IEEE Transactions on Image Processing
Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

IEEE Transactions on Circuits and Systems for Video Technology
A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

An area-efficient architecture for 2D DWT is proposed in this paper based on novel decomposed lifting scheme, where no data buffer is required to preserve and reorder the intermediate data between the row and column processor. Compared with the reported research, the proposed design could benefit from the reduction of internal memory size and the number of multipliers, adders and registers. The design was implemented for 2D 9/7 and 5/3 DWT in SMIC 0.18µm CMOS logic fabrication with 15K equivalent 2-input NAND gates under 150 MHz, which can accommodate up to 512×512 image size with 4K bytes on-chip dual-port RAM.