Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning
Analog Integrated Circuits and Signal Processing
Speed estimation with propagation maps
Neurocomputing
Implementation of pulsed neural networks in CMOS VLSI technology
ISPRA'05 Proceedings of the 4th WSEAS International Conference on Signal Processing, Robotics and Automation
Neural networks in face recognition for juridical communication process
AMERICAN-MATH'10 Proceedings of the 2010 American conference on Applied mathematics
Spatio-temporal spike pattern classification in neuromorphic systems
Living Machines'13 Proceedings of the Second international conference on Biomimetic and Biohybrid Systems
| Hi-index | 0.00 |
We have developed an analog very-large-scale integrated (aVLSI) electronic circuit that emulates a compartmental model of a neuronal dendrite. The horizontal conductances of the compartmental model are implemented as a switched capacitor network. The transmembrane conductances are implemented as transconductance amplifiers. The electrotonic properties of our silicon cable are qualitatively similar to those of the ideal passive cable that is commonly used to model mathematically the electrotonic behavior of neurons. In particular the propagation of excitatory postsynaptic potentials is realistic, and we are easily able to emulate such classical synaptic integration models as direction selectivity. We are also able to emulate the backpropagation into the dendrite of single somatic spikes and bursts of spikes. Thus, this silicon dendrite is suitable for incorporation in detailed silicon neurons operating in real-time; in particular for the emulation of forward- and backpropagating electrical activities found in real neurons