Two digital circuits for a fully parallel stochastic neural network

Authors:
A. Torralba;F. Colodro;E. Ibanez;L. G. Franquelo
Affiliations:
Dpto. de Ingenieria Electron., Escuela Superior de Ingenieros, Seville;-;-;-
Venue:
IEEE Transactions on Neural Networks
Year:
1995

Citing 0
Cited 2

Stochastic Neural Computation I: Computational Elements

IEEE Transactions on Computers
Hardware implementation of new bell-shaped pulse mode neural network with on-chip learning and application to image processing

International Journal of High Performance Systems Architecture

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents two digital circuits that allow the implementation of a fully parallel stochastic Hopfield neural network (SHNN). In a parallel SHNN with n neurons, the n*n stochastic signals s ij pulse with probability which are proportional to the synapse inputs, are simultaneously available. The proposed circuits calculate the summation of the stochastic input pulses to neuron i(Fi=Σj sij). The resulting network achieves considerable speed up with respect to the previous network