Memory-Efficient On-Chip Network With Adaptive Interfaces

Authors:
Masoud Daneshtalab;Masoumeh Ebrahimi;Pasi Liljeberg;Juha Plosila;Hannu Tenhunen
Affiliations:
Department of Information Technology, University of Turku, Turku, Finland;Department of Information Technology, University of Turku, Turku, Finland;Department of Information Technology, University of Turku, Turku, Finland;Department of Information Technology, University of Turku, Turku, Finland;Department of Information Technology, University of Turku, Turku, Finland
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2012

Citing 0
Cited 5

A high-efficiency low-cost heterogeneous 3D network-on-chip design

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture

Journal of Computer and System Sciences
CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems

Proceedings of the Conference on Design, Automation and Test in Europe
Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.03

Visualization

Abstract

To achieve higher memory bandwidth in network-based multiprocessor architectures, multiple dynamic random access memories can be accessed simultaneously. In such architectures, not only resource utilization and latency are the critical issues but also a reordering mechanism is required to deliver the response transactions of concurrent memory accesses in-order. In this paper, we present a memory-efficient on-chip network architecture to cope with these issues efficiently. Each node of the network is equipped with a novel network interface (NI) to deal with out-of-order delivery, and a priority-based router to decrease the network latency. The proposed NI exploits a streamlined reordering mechanism to handle the in-order delivery and utilizes the advance extensible interface transaction-based protocol to maintain compatibility with existing intellectual property cores. To improve the memory utilization and reduce the memory latency, an optimized memory controller is integrated in the presented NI. Experimental results with synthetic test cases demonstrate that the proposed on-chip network architecture provides significant improvements in average network latency (16%), average memory access latency (19%), and average memory utilization (22%).