Sample Clock Offset Detection and Correction in the LTE Downlink

  • Authors:
  • Elliot Briggs;Brian Nutter;Dan Mclane

  • Affiliations:
  • Electrical and Computer Engineering, Texas Tech University, Lubbock, USA 79410;Electrical and Computer Engineering, Texas Tech University, Lubbock, USA 79410;Innovative Integration, Simi Valley, USA 93065

  • Venue:
  • Journal of Signal Processing Systems
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

The narrow subcarrier spacing and wide bandwidth arrangement in the LTE downlink produce a vulnerability to sample clock mismatch between the transmitting and receiving data converters. Without high precision sampling clock frequencies, a high level of inter-carrier interference (ICI) is introduced, yielding undesirable performance. In this article, a method to jointly estimate and correct sampling frequency mismatch is proposed. The proposed method uses information already known to the receiver, operates strictly in the time domain and does not require the aid of pilot symbols or other frequency domain information. The method allows clocks with lower precision to be used with minimal performance degradation. Results are presented using MATLAB simulation as well as an FPGA hardware implementation.