Selected papers of the Second Workshop on Concurrency and compositionality
Software synthesis of process-based concurrent programs
DAC '98 Proceedings of the 35th annual Design Automation Conference
Deriving Petri Nets from Finite Transition Systems
IEEE Transactions on Computers
Synthesis of embedded software using free-choice Petri nets
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Petri Net Theory and the Modeling of Systems
Petri Net Theory and the Modeling of Systems
Programming in OCCAM
Asynchronous Communication Mechanisms Using Self-Timed Circuits
ASYNC '00 Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Synthesis and Implementation of a Signal-Type Asynchronous Data Communication Mechanism
ASYNC '01 Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems
SNAP: A Sensor-Network Asynchronous Processor
ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
General theory of metastable operation
IEEE Transactions on Computers
On the Unavoidability of Metastable Behavior in Digital Systems
IEEE Transactions on Computers
Buffered Asynchronous Communication Mechanisms
Fundamenta Informaticae - APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD'04)
Algorithms for Signal and Message Asynchronous Communication Mechanisms and their Analysis
Fundamenta Informaticae - Application of Concurrency to System Design
Hi-index | 0.00 |
Asynchronous data communication mechanisms (ACMs) have been extensively studied as data connectors between independently timed processes in digital systems. In previous work, systematic ACM synthesis methods have been proposed. In this paper, we advance this work by developing algorithms and software tools which automate most of the ACM synthesis process. Firstly, an interleaving specification is constructed in the form of a state graph, and secondly, a Petri net model of an "ACM-type" is derived using the theory of regions. The method is applied to a number of "standard" writing and reading policies of ACMs with shared memory and unidirectional control variables.