Perspectives on ATM switch architecture and the influence of traffic pattern assumptions on switch design

Authors:
Robert J. Simcoe;Tong-Bi Pei
Affiliations:
Digital Equipment Corporation, 550 King St., Littleton, MA;Digital Equipment Corporation, 550 King St., Littleton, MA
Venue:
ACM SIGCOMM Computer Communication Review
Year:
1995

Citing 8
Cited 1

The design of nectar: a network backplane for heterogeneous multicomputers

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
High speed switch scheduling for local area networks

ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
A hop by hop rate-based congestion control scheme

SIGCOMM '92 Conference proceedings on Communications architectures & protocols
On the self-similar nature of Ethernet traffic (extended version)

IEEE/ACM Transactions on Networking (TON)
GIGAswitch system: a high-performance packet-switching platform

Digital Technical Journal
ATM: theory and application

ATM: theory and application
Wide-area traffic: the failure of Poisson modeling

SIGCOMM '94 Proceedings of the conference on Communications architectures, protocols and applications
Analysis, modeling and generation of self-similar VBR video traffic

SIGCOMM '94 Proceedings of the conference on Communications architectures, protocols and applications

Research: ASET: A simulator toolkit for performance evaluation of ATM switches

Computer Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Switch designs and the uniform distribution traffic pattern that has been the basis of much switch design analysis are discussed. In particular it is shown that head of line blocking is not the major cause of switch and link underutilization. Switch fabric and buffer system input bandwidth tradeoffs are described. For client server applications it is shown that having the majority of switch buffers on the input side of a switch reduces overall switch buffering.