A cost-effective tag design for memory data authentication in embedded systems

Authors:
Mei Hong;Hui Guo;Sharon X. Hu
Affiliations:
The University of New South Wales, Sydney, Australia;The University of New South Wales, Sydney, Australia;University of Notre Dame, Notre Dame, USA
Venue:
Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
Year:
2012

Citing 10
Cited 0

Checking the correctness of memories

SFCS '91 Proceedings of the 32nd annual symposium on Foundations of computer science
Architectural support for copy and tamper resistant software

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
OCB: a block-cipher mode of operation for efficient authenticated encryption

CCS '01 Proceedings of the 8th ACM conference on Computer and Communications Security
AEGIS: architecture for tamper-evident and tamper-resistant processing

ICS '03 Proceedings of the 17th annual international conference on Supercomputing
Caches and Hash Trees for Efficient Memory Integrity Verification

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Efficient Memory Integrity Verification and Encryption for Secure Processors

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Improving Cost, Performance, and Security of Memory Encryption and Authentication

Proceedings of the 33rd annual international symposium on Computer Architecture
TEC-Tree: A Low-Cost, Parallelizable Tree for Efficient Defense Against Memory Replay Attacks

CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
Security extensions for integrity and confidentiality in embedded processors

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a tag design approach for memory data integrity protection. The approach is area, power and memory efficient, suitable to embedded systems that often suffer from stringent resource restriction. Experiments have been performed to compare the proposed approach with the state-of-the-art designs, which demonstrate that the approach can produce a memory data protection design with a low resource cost - achieving overhead savings of about 39% on chip area, 45% on power consumption, 65% on performance, and 12% on memory cost while maintaining the same or higher security level.