Video processing and retrieval on cell processor architecture

Authors:
Junqing Yu;Haitao Wei
Affiliations:
Computer College of Science & Technology, Huazhong University of Science & Technology, Wuhan, China;Computer College of Science & Technology, Huazhong University of Science & Technology, Wuhan, China
Venue:
ICEC'07 Proceedings of the 6th international conference on Entertainment Computing
Year:
2007

Citing 3
Cited 1

Optimizing Compiler for the CELL Processor

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
Towards the Parallelization of Shot Detection - a Typical Video Mining Application Study

ICPP '06 Proceedings of the 2006 International Conference on Parallel Processing
Loading OpenMP to Cell: An Effective Compiler Framework for Heterogeneous Multi-core Chip

IWOMP '07 Proceedings of the 3rd international workshop on OpenMP: A Practical Programming Model for the Multi-Core Era

Optimized SAD calculation algorithm for Cell® processor

Companion Proceedings of the XIV Brazilian Symposium on Multimedia and the Web

Quantified Score

Hi-index	0.00

Visualization

Abstract

A multi-level parallel partition schema and three mapping model - Service, Streaming and OpenMP model - are proposed to map video processing and retrieval (VPR) workloads to Cell processor. We present a task and data parallel partition scheme to partition and distribute intensive computation workloads of VPR to exploit the parallelism of a sequential program through the different processing core on Cell. To facilitate the VPR programming on Cell, OpenMP programming model is loaded to Cell. Some effective mapping strategies are also presented to conduct the thread creating and data handling between the different processors and reduce the overhead of system performance. The experimental results show that such parallel partition schema and mapping model can be effective to speed up VPR processing on Cell multicore architecture.