The Compilation of Regular Expressions into Integrated Circuits
Journal of the ACM (JACM)
Granidt: Towards Gigabit Rate Network Intrusion Detection Technology
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Specialized Hardware for Deep Network Packet Filtering
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Assisting Network Intrusion Detection with Reconfigurable Hardware
FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Implementation of a Content-Scanning Module for an Internet Firewall
FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Scalable Pattern Matching for High Speed Networks
FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Gigabit Rate Packet Pattern-Matching Using TCAM
ICNP '04 Proceedings of the 12th IEEE International Conference on Network Protocols
Fast Regular Expression Matching Using FPGAs
FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Fast regular expression matching in hardware using NFA-BDD combination
Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
| Hi-index | 0.00 |
In response to the need of a large number of static pattern matching on high-speed network, this paper presents a FPGA-based hardware implementation of static pattern matching, which can process in parallel by using the matrix-and algorithm. This method can not only reduce the complexity of programming but also provide the basic of reconfigurable implementation. Experimental results show that the realization is able to reach the theoretical bandwidth multiplying clock frequency by input data width.